## CPE 323 <br> MODULE 11 <br> Analog-to-Digital Conversion

Aleksandar Milenković
Email: milenka@uah.edu
Web: http://www.ece.uah.edu/~milenka
Overview
This module introduces main concepts of analog-to-digital (AD) and digital-to-analog (DA)conversion. You will learn hardware aspects as well as software aspects of the analog-to-digitaland digital-to-analog conversion and AD and DA converters. You will understand how to configureand utilize MSP430 ADC12 and DAC12 peripherals in your programs.
Objectives

- Learners will understand hardware and software aspects of analog-to-digital and digital-to-analog converters
- Learners will understand how to configure and interact with MSP430 ADC peripheral
- Learners will understand how to configure and interact with MSP430 DAC peripheral


## Contents

1 AD Conversion: An Introduction ..... 3
2 AD Conversion: An Example ..... 4
3 Analog-to-Digital Conversion Flow ..... 7
4 Analog-to-Digital Converter Types ..... 11
4.1 Successive Approximation ADC ..... 11
4.2 Parallel or Flash ADC ..... 12
5 MSP430's ADC12_A Controller ..... 13
5.1 ADC12_A Organization ..... 14
5.2 ADC12_A Control Registers ..... 20
6 Code Example ..... 26
7 Exercises ..... 30


## 1 AD Conversion: An Introduction

Embedded computer systems typically a part of other systems or devices. We often refer to four main tasks of any embedded computer system (or any computer system in general) as: (1) sensing the external physical world through sensors; (2) processing information; (3) storing information; and (4) communicating information and acting on the environment. Sensors or transducers are used to convert physical quantities (e.g., force, atmospheric pressure, sound, light, temperature, and others) into electrical signals (e.g., voltage or current) that we can measure. The electrical signals are often either noisy, weak, or both noisy and weak, so signal conditioning circuits are responsible to remove undesired harmonics of continual electrical signals (filtering) and amplify them (amplification) so they can be properly measured. Once the electrical signals are ready and in a desired range, a critical step is to convert them into corresponding digital values that can be further processed, stored, and/or communicated using digital computers. The process of converting analog electrical signals into binary numbers that correspond to the magnitude of the input signals is known as analog-to-digital conversion and is carried out using dedicated peripherals called analog-to-digital converters (ADCs).

One outcome of data processing is that we may need to act on the environment. For example, think about the air conditioning system at your house - a sensor continually measures the temperature (sensing), and if the temperature rises above a certain threshold (processing), a controller sends a signal to your AC unit to start pumping in cool air (acting on the environment). Once the temperature is lowered, the controller sends a signal to the AC unit to stop its operation. Acting on the environment sometimes requires that we generate analog electrical signals of certain amplitude and frequency. To generate such signals we conduct digital-to-analog conversion and for that we rely on peripheral devices called digital-to-analog converters (DACs).

In this module you will learn hardware aspects as well as software aspects of the analog-to-digital and digital-to-analog converters. You will understand how to configure and utilize MSP430 ADC and DAC peripherals in your programs. The very name MSP that stands for Mixed Signal Processor underscores the fact that MSP430 family of microcontrollers integrates a processor, non-volatile and volatile memories, and peripherals that deal with both analog and digital electrical signals.

Things to remember 1-1. Analog-to-digital conversion.
Analog-to-digital conversion is a process of converting analog continuous input signals (typically voltage or current) into discrete digital numbers that represent the magnitude of the input signal.

Things to remember 1-2. Digital-to-analog conversion.
Digital-to-analog conversion is a process of converting digital numbers into a continuous analog output signal.

## 2 AD Conversion: An Example

Let us consider an input analog signal, $a_{0}$, as shown in Figure 1. The ramp like signal is periodic with the period of $T_{a 0}=0.5 \mathrm{~ms}$. The frequency of the input signal is $F_{a 0}=1 / T_{a 0}=2,000 \mathrm{~Hz}$. The signal rises from 0 to 2.5 V in 0.3 ms and falls back to 0 V in 0.2 ms . Please note that the signal is bounded between 0 and 2.5 V . Analog-to-digital conversion assumes that we want to convert this continual analog input signal into a sequence of binary numbers, where each binary number corresponds to the magnitude of the input signal at a given moment. Two important questions related to the process of analog-to-digital conversion are as follows: (a) how many bits do we want in the binary representation (resolution of AD conversion); and (b) how many discrete samples do we want to get per each signal period (sampling frequency). By increasing the number of bits, we increase the resolution and accuracy of the AD conversion. By increasing the sampling frequency, we can recreate input signal more faithfully.

Let us assume the following parameters of an AD conversion: the bit length of the binary representation is 8 bits and the number of samples per single period of the input signal is 5 . This is equivalent to having 10,000 samples per second $(2,000 \mathrm{~Hz} * 5$ samples/period $=10,000$ samples per second, or $\left.F_{s}=10,000 \mathrm{sps}\right)$. The sampling period is the the time distance between two consecutive samples and in this example is: $\Delta t_{s}=1 / F_{s}=0.1 \mathrm{~ms}$.


Figure 1. An example input analog signal.
Figure 2 shows a block-box representation of analog-to-digital conversion. An analog input voltage signal $a_{0}$ is periodically sampled by an AD converter. The sampling is controlled by a control signal named Sample/Hold. The reference voltages of the AD converter ideally match the input signal bounds, i.e., $V_{R-} \leq a_{0} \leq V_{R+}$. The AD converter produces an $N$-bit binary representation that corresponds to the magnitude of the input signal at the moment it has been sampled. This binary output is then read by the processor core using one of the I/O interfacing approaches (polling, ISRs, DMA transfer).


Figure 2. Analog-to-digital conversion: a top view.

Without lack of generality, we assume that samples are taken at times: $t_{i}=i \cdot \Delta t_{s}$, for $i=0,1,2$, 3 , and so on. In a general case the function of an AD converter can be described by the following transfer function:

$$
\text { Sample Value }=\operatorname{nint}\left(\left(2^{N}-1\right) \cdot \frac{a_{0}-V_{R-}}{V_{R+}-V_{R-}}\right)
$$

where $N$ is the resolution of the AD converter (the number bits in the output binary representation), $a_{0}$ is the value of the analog input at a given time, and $V_{R+}$ and $V_{R-}$ are the reference voltages of the AD converter. The nint stands for the nearest integer. In our example we assume the following parameters: $N=8, V_{R+}=2.5 \mathrm{~V}$, and $V_{R-}=0 \mathrm{~V}$. The transfer function is thus as follows:

$$
\text { Sample Value }=\operatorname{nint}\left(255 \cdot \frac{a_{0}}{2.5 V}\right)
$$

Consequently, if $a_{0}=0 \mathrm{~V}$, Sample Value $=0$ or $0 x 00$; if $a_{0}=2.5 \mathrm{~V}$, Sample Value $=$ 255 or $0 x F F$.

Example 2-1. Find binary representation of samples in one period for signal $a_{0}$ assuming $N=8, V_{R+}=2.5 \mathrm{~V}$, and $V_{R-}=0 \mathrm{~V}$. The initial sample is taken at $t_{0}=0 \mathrm{~s}$.
Sample 0 at time $t_{0}=0 \mathrm{~ms}$ : $a_{0}=0 \mathrm{~V}=>$ sample value $=\operatorname{nint}\left(255 \cdot \frac{0}{2.5 \mathrm{~V}}\right)=0(0 x 00)$
Sample 1 at time $t_{1}=\Delta t_{s}=0.1 \mathrm{~ms}: a_{0}=\frac{2.5}{3}=0.8333=>$
sample value $=\operatorname{nint}\left(255 \cdot \frac{0.8333 \mathrm{~V}}{2.5 \mathrm{~V}}\right)=85(0 \times 55)$
Sample 2 at time $t_{2}=2 \cdot \Delta t_{s}=0.2 \mathrm{~ms}: a_{0}=\frac{2 \cdot 2.5}{3}=1.6666=>$
sample value $=\operatorname{nint}\left(255 \cdot \frac{1.666 \mathrm{~V}}{2.5 \mathrm{~V}}\right)=170(0 x A A)$
Sample 3 at time $t_{3}=3 \cdot \Delta t_{s}=0.3 \mathrm{~ms}: a_{0}=\frac{3 \cdot 2.5}{3}=2.5=>$
sample value $=\operatorname{nint}\left(255 \cdot \frac{2.5 \mathrm{~V}}{2.5 \mathrm{~V}}\right)=255(0 x F F)$
Sample 4 at time $t_{4}=4 \cdot \Delta t_{s}=0.4 \mathrm{~ms}: a_{0}=\frac{1 \cdot 2.5}{2}=1.25=>$
sample value $=\operatorname{nint}\left(255 \cdot \frac{1.25 \mathrm{~V}}{2.5 \mathrm{~V}}\right)=127(0 \times 7 F)$.

Note: to find values of the input signal use simple proportions. For the input signal in $\mathrm{i}^{*} 0.1 \mathrm{~ms}$ $+k^{*} 0.5 \mathrm{~ms}(i=0,1,2,3, k=0,1,2,3, \ldots)$ the proportion is $i^{*} 2.5 / 3$. For the input signal at $i^{*} 0.1$ $\mathrm{ms}+\mathrm{k}^{*} 0.5 \mathrm{~ms}(\mathrm{i}=4, \mathrm{k}=0,1,2, \ldots)$, the proportion is $2.5 / 2$.

Figure 3 illustrates the input signal overlapped with the samples taken at $t_{i}=i \cdot \Delta t_{s}$. If we were to create an output analog signal using a DA converter based on samples acquired by the AD conversion, the signal would look like the one shown in red. The ramp shape of the input signal is quite distorted and this is captured by the signal-to-noise ratio metric. One way to improve accuracy of the signal is to take more samples per one signal period. Repeat the exercise from Example $2-1$ if $F_{s}=20,000 \mathrm{sps}$. Also, repeat the exercise assuming $N=16$ bits. In general, we are always limited with the number of bits in the binary representation as well as with how many samples we can acquire in any period of time, so our "digitized" interpretation of the real physical world is never perfect.


Figure 3. An example input analog signal sampled every 0.1 ms .

## 3 Analog-to-Digital Conversion Flow

Figure 4 illustrates an analog-to-digital conversion flow. We are embedded into physical world and want to quantify and measure it. Sensors or transducers are used to convert physical quantities into electrical signals such as voltage or current that we can further act on. Examples of sensors are many. Just pick-up your smartphone and try to list all sensors it has. We have a 3D accelerometer that measures force, a 3D gyroscope that measures angular velocity, a 3D magnetic field sensor that measures strength of Earth's magnetic field. These 3 sensors together are used in navigation and orientation and are sometimes referred to as inertial sensors ( 9 degrees of freedom term comes for these 3 sensors, each having $x, y$, and $z$ components). Next you have a microphone, a camera or rather multiple cameras, and a proximity sensor. We have seen a tremendous progress in sensor technology with rise of so-called MEMS devices - Micro-Electro-Mechanical Systems. Taking advantages of semiconductor innovations and miniaturization we can now have a single chip that integrates multiple sensors, replacing multiple older mechanical sensors that are both cumbersome and heavy. As an example, next time you visit the U.S. Rocket and Space Museum across the street, please pay attention to the gyroscope used in Saturn-V rocket.


Figure 4. Analog-to-digital conversion flow.

Electrical signals coming from sensors often need to be filtered to remove undesired harmonics and/or to be amplified so we can measure them. For example, if you are interested in getting an ECG (electrocardiogram) signal from humans, its amplitude is $\sim 1 \mathrm{mV}$. So even if you hook yourself up on an oscilloscope, you are not going to see your ECG signal because it is buried in electrical noise. Before proceeding we have to remove undesired harmonics through filtering and amplify the signal perhaps 1,000 times to bring it to 1 V . For this we can use an external specialized chip designed for ECG filtering and amplification (often referred to as bio amplifiers becasue they can work with other types of physiological electrical signals: EEG - electroencephalogram that represents macroscopic electrical activity of the brain underneath; and EMG - electromyogram that represents skeletal muscle activity).

It is cost-prohibitive and unnecessary to have an AD converter for each analog signal you might be interested in a system. Rather, multiple analog signals can be brought to a single AD converter. An analog multiplexer can select one analog signal at a time using Select INCH (select input channel) control bits. This way, we can handle multiple analog inputs, by converting one input signal at a time.

Once the input channel is selected, the selected analog input signal is brought to the next block called Sample\&Hold. The input analog signals are continuous, meaning they are not fixed in time. Converting a signal that constantly changes is not an option. So the purpose of the Sample\&Hold block is to quickly capture the true value of the analog input (Sample mode) and then present that signal to the ADC core (Hold mode), where the conversion takes place. A good abstraction for the Sample\&Hold module is shown in Figure 5. An analog input goes through a switch, a resistor with resistance R, and a capacitor with capacitance C. During sampling, the switch is closed. The capacitor is charged so that the output voltage from the capacitor ( $\mathrm{V}_{\text {out }}$ ) matches as closely as possible the voltage at the input channel ( $\mathrm{V}_{\text {out }}$ ). Holding the switch closed longer than needed will capture continual changes of the input signal and will limit our ability to get as many samples as possible. Opening the switch to early, will result in discrepancy between the true value of the input signal and the voltage presented to the ADC core. Once sampling is done, the switch is opened, thus disconnecting the capacitor from the input channel. The further changes at the input channel are thus not going to affect the charge on the capacitor that presents the fixed voltage to the AD core.


Figure 5. Sample\&Hold Module.

Things to remember 3-1. Sample and hold
The sample\&hold block is responsible to capture the true value of the input signal (sampling phase) and decouple the analog input from the AD core logic during conversion (holding phase).

The AD core implements the transfer function as described above (and repeated here):

$$
\text { Sample Value }=\operatorname{nint}\left(\left(2^{N}-1\right) \cdot \frac{a_{0}-V_{R-}}{V_{R+}-V_{R-}}\right)
$$

Figure 6 illustrates an ideal transfer function for a 4-bit AD converter. The entire input range $\left(V_{R+}-V_{R-}\right)$ is divided into 16 ranges, 0 to $0.5 \mathrm{~V}_{\mathrm{LSB}}, 0.5 \mathrm{~V}_{\mathrm{LSB}}$ to $1.5 \mathrm{~V}_{\mathrm{LSB}}, 1.5 \mathrm{~V}_{\mathrm{LSB}}$ to $2.5 \mathrm{~V}_{\mathrm{LSB}}, \ldots$ $14.5 \mathrm{~V}_{\text {LSB }}$ to $16 \mathrm{~V}_{\text {LSB }}$ that correspond to binary outputs $0000,0001, \ldots 1111$, respectively.

Finally, once the AD core produces an N -bit sample, it is stored into a buffer register and appropriate flags are set to alert the processor core to read them before the next sample can perhaps overwrite the existing one.


Figure 6. Ideal AD Transfer Function ( $\mathrm{N}=4$ ). The input voltage is divided into 16 ( $\mathbf{2}^{4}$ levels) with 16 digital representations on the output. Please note that the input range 0 to $0.5 \mathrm{~V}_{\text {LSB }}$ corresponds to binary $0000,0.5 \mathrm{~V}_{\text {LSB }}$ to 1.5 V LSB to 0001 , and so on. The input range of $14.5 \mathrm{~V}_{\text {LSB }}$ to $16 \mathrm{~V}_{\text {LSB }}$ corresponds to $\mathbf{1 1 1 1}$. Please note asymmetricity of input ranges for 0000 and 1111.

Things to remember 3-2. AD Transfer Function
The transfer function of an AD converter that converts an analog input voltage $a_{0}$ into a binary representation is described by the following equation:

$$
\text { Sample Value }=\operatorname{nint}\left(\left(2^{N}-1\right) \cdot \frac{a_{0}-V_{R-}}{V_{R+}-V_{R-}}\right)
$$

where $N$ is the number of bits in the binary representation, and $V_{R+}$ and $V_{R_{-}}$are reference voltages ( $V_{R_{-}} \leq a_{0} \leq V_{R_{+}}$). nint is the nearest integer function.

When dealing with AD converters, you will sometimes find terms such as resolution, accuracy, aperture time, conversion time, and the maximum sampling frequency.

AD Resolution. The resolution of an AD converter defines how finely the value measured can be represented and it is defined as follows:

$$
\mathrm{V}_{L S B}=\frac{\mathrm{V}_{R+}-\mathrm{V}_{R-}}{2^{N}}
$$

The quantization error is thus always present and can be quantified as $\pm 0.5 \mathrm{~V}_{L S B}$.
AD Accuracy. The AD accuracy refers to how much the value under measurement deviates from its true value due to AD converter inaccuracies. The AD converters are not ideal, they can have issues with offset, gain, they may not be perfectly linear or may have some missing codes in the binary output. In addition, there is also some finite amount of noise within the converter.

Aperture Time. The aperture time is the time the Sample\&Hold signal is looking at the input signal. This time should be long enough so that the captured voltage at the output of the sample\&hold module is as close as possible to the voltage at the input channel. This error caused by finite sampling time (aperture time) should be less than $0.5 \mathrm{~V}_{L S B}$. If not, we would not fully utilize the AD converter's resolution.

Conversion Time. The conversion in the AD core itself takes a finite amount of time. Depending on the implementation of the AD core, this time can be directly proportional to the resolution of the AD converter (e.g., takes N+1 clock cycles), or can be rather fast requiring a single clock cycle. The design space usually includes trade-offs - faster implementations require more sophisticated circuitry and will cost more.

Maximum Sampling Frequency. The maximum number of samples one can get from an AD converter is bounded by the the sum of the aperture time and conversion time. Thus, the maximum sampling frequency is defined as follows:
$F_{\text {s.max }} \leq \frac{1}{\text { Aperture Time }+ \text { Conversion Time }}$
Please keep in mind that this is an upper limit on how many samples your AD converter can give you in a unit of time. If multiple analog input channels are converted in a sequence, the maximum number of samples per each channel will be lower. For example, if the maximum number of
samples per second (sps) is 200,000 and you are sweeping across 8 different analog inputs, the maximum sampling frequency on each channel will be $25,000 \mathrm{sps}$. Often you will see that maximum sampling frequency of MSP430 ADC12 converter is $200,000 \mathrm{sps}$. Where does this number come from? The ADC12 can work at maximum $5,000,000 \mathrm{~Hz}$ clock, its conversion time is 13 clock cycles. Assuming aperture time of 12 clock cycles, the maximum number of samples we can get from the ADC12 is $5,000,000 /(12+13)=200,000$ sps.

## Things to remember 3-3. ADC properties

When dealing with ADCs, we often discuss their properties in terms of ADC resolution (higher is better), ADC accuracy (higher is better), ADC aperture time (sampling time), ADC conversion time, and maximum sampling frequency (higher is better). Make sure you can define these properties.

## 4 Analog-to-Digital Converter Types

There are a number of analog-to-digital converter implementations differing in their properties, speed, and cost. In this section we will describe two types: succession approximation that is relatively simple to implement but slow and flash A/D that requires a lot of resources but is fast.

### 4.1 Successive Approximation ADC

The successive approximation is one of the most widely used ADC implementations. Figure 7 shows its block diagram. It consists of a digital-to-analog converter, a comparator, and a successive approximation register. The conversion is performed in multiple steps. In the first step, we determine the most significant bit (MSB, bit position $N-1$ ), in the second step we determine the bit at position $\mathrm{N}-2$, and so on. The last step is to determine the LSB. In the first step the binary value $100 \ldots 0$ is written into the successive approximation register (SAR). The DAC produces the voltage that corresponds to $2^{\mathrm{N}-1} \mathrm{~V}_{\text {REF }}$, or one half of the total range. The comparator compares the analog input and gives a logic 1 at the output if $v_{i n} \geq \frac{1}{2} V_{R E F}$ or a logic 0 otherwise. If the comparator output is set to a logic 1 that means that the input signal is in the upper half of the full scale range, and the MSB of the register should be 1 . If the comparator output is a logic 0 that means the input voltage is in the lower half of the full scale range, and the MSB of of the SAR should be 0 . Thus the MSB bit is determined at the end of the step 1 . In the next step, we probe bit at position $\mathrm{N}-2$, and so on until we determine all bits. The total number of step corresponds to the number of bits, making this implementation cost-effective but relatively slow.


Figure 7. Successive approximation ADC.

Example 4-1. Walk through the SAR AD conversion step-by-step assuming a 4-bit AD converter $(\mathrm{N}=4), V_{R+}=2.5 \mathrm{~V}$, and $V_{R-}=0 \mathrm{~V}$. The input voltage is 1.8 V .
Step 1: SAR=1000b; $V_{D A C}=8 \cdot V_{L S B}=8 \cdot \frac{2.5}{16}=1.25 \mathrm{~V} ; V_{\text {in }} \geq V_{D A C}=>$ bit 3 is 1
Step 2: SAR=1100b; $V_{D A C}=12 \cdot V_{L S B}=12 \cdot \frac{2.5}{16}=1.875 \mathrm{~V} ; V_{\text {in }} \leq V_{D A C}=>$ bit 2 is 0
Step 3: SAR=1010b; $V_{D A C}=10 \cdot V_{L S B}=10 \cdot \frac{2.5}{16}=1.5625 \mathrm{~V} ; V_{\text {in }} \geq V_{D A C}=>$ bit 1 is 1
Step 4: SAR=1011b; $V_{D A C}=11 \cdot V_{L S B}=11 \cdot \frac{2.5}{16}=1.71875 \mathrm{~V} ; V_{\text {in }} \geq V_{D A C}=>$ bit 0 is 1
So, the final digital value is 1011 b (11). As a way of verification we can use the transfer function of the ideal 4-bit AD converter to confirm correctness of the final binary output:

$$
\text { Sample Value }=\operatorname{nint}\left(15 \cdot \frac{1.8 \mathrm{~V}}{2.5 \mathrm{~V}}\right)=\operatorname{nint}(10.8)=11
$$

### 4.2 Parallel or Flash ADC

Figure 8 shows a block diagram of a parallel or flash ADC. It implements the ADC voltage transfer function. The resistors in series divide the full voltage range producing $0.5 \mathrm{~V}_{\mathrm{LSB}}, 1.5 \mathrm{~V}_{\mathrm{LSB}}, 2.5 \mathrm{~V}_{\mathrm{LSB}}$, . . . to ( $2^{\mathrm{N}}-1.5$ ) $\mathrm{V}_{\text {LSB }}$ threshold voltages (the resistors in series create a voltage divider). These threshold voltages are brought to $2^{\mathrm{N}}-1$ analog comparators. They are compared in parallel to the analog input. The outputs of comparators are brought into a $2^{\mathrm{N}}$-to- N bit encoder that gives the digital output.


Figure 8. Parallel or flash ADC.

Example 4-2. Illustrate inner workings of the flash ADC. Assume a 4bit flash ADC $(\mathrm{N}=4), V_{R+}=2.5 \mathrm{~V}$, and $V_{R-}=0 \mathrm{~V}$. The input voltage is 1.8 v.

There are 15 comparators comparing the input voltage to the threshold voltages as follows: $0.5 \mathrm{~V}_{\text {LSB }} 1.5 \mathrm{~V}_{\text {LSB }}, 2.5 \mathrm{~V}_{\text {LSB }}, \ldots$ to $14.5 \mathrm{~V}_{\text {LSB }}$. The output of bottom 11 comparators is set to logic 1 because input voltage is larger than 0.5 V LSB, $1.5 \mathrm{~V}_{\text {LSB }}, 2.5 \mathrm{~V}$ LSB, . . . to 10.5 V LSB, respectively. The output of top 4 comparators is at logic 0 because the input is less than $11.5 \mathrm{~V}_{\text {LSB }}, 12.5 \mathrm{~V}_{\mathrm{LSB}}$, $13.5 \mathrm{~V}_{\text {LSB }}$, and $14.5 \mathrm{~V}_{\text {LSB, }}$, respectively. The outputs from comparators from 0 to 15 are thus: 1111_1111_1110_000b. The output of the encoder will give you 1011b (11).

## 5 MSP430's ADC12_A Controller

Figure 9 shows a block diagram of an MSP430F5529 device. It includes an ADC12_A peripheral a 12-bit ADC that can sample up to 200 Ksps (kilo samples per second) and has 16 input channels. It also includes a comparator COMP_B and REF module that generates reference voltages for ADCs and DACs. Figure 10 shows a block diagram of MSP430F4618. It includes an 12-channel ADC12, a two-channel DAC12, an analog comparator Comparator_A, and three op amps.


Figure 9. Block diagram of MSP430F5529.


Figure 10. Block diagram of MSP430F4618.
The MSP430 ecosystem includes several other types of ADCs, e.g., ADC10, SD24_B, CTSD16, and others, but they are out of scope in this module.

### 5.1 ADC12_A Organization

Figure 11 shows a block diagram of the ADC12_A module (including the REF module). The ADC12_A supports 12-bit AD conversion with 16 input channels ( 12 external and up to 4 internal). It relies on a 12-bit SAR core, supports programmable sampling periods controlled by software
or timers, supports software-selectable internal and external reference voltages, and multiple modes of operations. It includes a 16-word conversion buffer (ADC12MEM0 - ADC12MEM15) and a 16-word control buffer (ADC12MCTLO - ADC12MCTL15).


A ADC12OSC refers to the MODCLK from the UCS. See the UCS chapter for more information.
B See the device-specific data sheet for timer sources available.
Figure 11. Block diagram of ADC12_A.

ADC12_A Core. At the heart of the ADC12 is a 12-bit switched capacitor SAR core. It is guaranteed monotonic with no missing codes. The ADC12 core is configured by two control registers, ADC12CTLO and ADC12CTL1. The core is enabled with the ADC12ON bit. The ADC12 can be turned off when not in use to save power. With few exceptions the ADC12 control bits can only be modified when ENC $=0$. ENC must be set to 1 before any conversion can take place. The BUSY
flag is set while sampling and conversion is in progress. The result is written to ADC12MEMx memory buffers.

The core uses two programmable/selectable voltage levels ( $\mathrm{V}_{\mathrm{R}_{+}}$and $\mathrm{V}_{\mathrm{R}}$ ) to define the upper and lower limits of the conversion. The digital output ( $\mathrm{N}_{\mathrm{ADC}}$ ) is full scale ( $0 \times 0 \mathrm{FFF}$ ) when the input signal is equal to or higher than $V_{R+}$, and zero when the input signal is equal to or lower than $V_{R-}$. The input channel and the reference voltage levels ( $\mathrm{V}_{\mathrm{R}_{+}}$and $\mathrm{V}_{\mathrm{R}_{-}}$) are defined in the conversion-control memory. The conversion formula for the ADC result $\mathrm{N}_{\mathrm{ADC}}$ is:

$$
N_{A D C}=\operatorname{nint}\left(4095 \cdot \frac{V_{i n}-V_{R-}}{V_{R+}-V_{R-}}\right)
$$

Conversion Clock. The SAR block uses ADC12CLK signal that feeds both the sample-and-hold and the SAR core blocks. The ADC12_A source clock is selected using the predivider controlled by the ADC12PDIV bit and the divider using the ADC12SSELx bits. The input clock can be divided from 1 to 32 using both the ADC12DIVx bits and the ADC12PDIV bit. Possible ADC12CLK sources are SMCLK, MCLK, ACLK, and the ADC12OSC. The ADC12OSC refers to the MODCLK 5 MHz oscillator from the UCS which can vary with individual devices, supply voltage, and temperature. The user must ensure that the clock chosen for ADC12CLK remains active until the end of a conversion. If the clock is removed during a conversion, the operation will not complete and any result will be invalid. If selected, the ADC12OSC is automatically enabled when needed and disabled when conversions have finished.

ADC12_A Inputs and Multiplexer. The 12 external and 4 internal analog signals are selected as the channel for conversion by the analog input multiplexer. The input multiplexer is a break-before-make type to reduce input-to-input noise injection resulting from channel switching. The input multiplexer is also a T-switch to minimize the coupling between channels. Channels that are not selected are isolated from the ADC, and the intermediate node is connected to analog ground (AVSS) so that the stray capacitance is grounded to eliminate crosstalk.

The ADC12_A uses the charge redistribution method. When the inputs are internally switched, the switching action may cause transients on the input signal. These transients decay and settle before causing errant conversion.

Analog Port Selection. The ADC12_A inputs are multiplexed with digital port pins. When analog signals are applied to digital gates, parasitic current can flow from Vcc to GND. This parasitic current occurs if the input voltage is near the transition level of the gate. Disabling the digital part of the port pin eliminates the parasitic current flow and, therefore, reduces overall current consumption. The PxSEL.y bits provide the ability to disable the port pin input and output buffers.

Voltage Reference Generator. The ADC12_A modules have a separate reference module (REF) that supplies three selectable voltage levels, $1.5 \mathrm{~V}, 2.0 \mathrm{~V}$, and 2.5 V to the ADC12_A. Any of these voltages may be used internally and externally on pin $\mathrm{V}_{\text {REF }}$. The internal AVCC can also be used as the reference. On devices with the REF module, the voltage reference settings can be controlled either by the REF module or by the ADC12_A module. This is to allow for backward compatibility with older families. This is handled by the REFMSTR bit in the REF module. If REFMSTR = 1 (default), the REF module registers control the reference settings. If REFMSTR $=0$,
the ADC12_A reference setting define the reference voltage of the ADC12_A module (2.5 or 1.5 $V$ ). External references may be supplied for $\mathrm{V}_{\mathrm{R}+}$ and $\mathrm{V}_{\mathrm{R}-}$ through pins $\mathrm{V}_{\text {REF }} / \mathrm{V}_{\text {eREF+ }}$ and $\mathrm{V}_{\text {REF- }} / \mathrm{V}_{\text {eREF-, }}$, respectively. External storage capacitors are required only if ADC12REFOUT $=1$ (REFOUT $=1$ when using REF module) and the reference voltage is made available at the pins.

Sample and Conversion Timing. An analog-to-digital conversion is initiated with a rising edge of the sample input signal SHI. The source for SHI is selected with the SHSx bits and includes the following:

- ADC12SC bit
- Up to three timer outputs (see the device-specific data sheet for available timer sources)

The ADC12_A supports 8 -bit, 10 -bit, and 12-bit resolution modes selectable by the ADC12RES bits. The analog-to-digital conversion requires 9,11 , and 13 ADC12CLK cycles, respectively. The polarity of the SHI signal source can be inverted with the ADC12ISSH bit. The SAMPCON signal controls the sample period and start of conversion. When SAMPCON is high, sampling is active. The high-to-low SAMPCON transition starts the analog-to-digital conversion. Two different sample-timing methods are defined by control bit ADC12SHP, extended sample mode and pulse mode. See the device-specific data sheet for available timers for SHI sources.

The extended sample mode is selected when ADC12SHP $=0$. The SHI signal directly controls SAMPCON and defines the length of the sample period $\mathrm{t}_{\text {sample }}$ (Figure 12). When SAMPCON is high, sampling is active. The high-to-low SAMPCON transition starts the conversion after synchronization with ADC12CLK.


Figure 12. Extended Sample Mode.
The pulse sample mode is selected when ADC12SHP = 1. The SHI signal is used to trigger the sampling timer. The ADC12SHT0x and ADC12SHT1x bits in ADC12CTLO control the interval of the sampling timer that defines the SAMPCON sample period $\mathrm{t}_{\text {sample }}$. The sampling timer keeps SAMPCON high after synchronization with AD12CLK for a programmed interval tsample. The total sampling time is $\mathrm{t}_{\text {sample }}$ plus $\mathrm{t}_{\text {sync }}$ (see Figure 13). The ADC12SHTx bits select the sampling time in

4× multiples of ADC12CLK. ADC12SHTOx selects the sampling time for ADC12MCTLO to ADC12MCTL7. ADC12SHT1x selects the sampling time for ADC12MCTL8 to ADC12MCTL15.


Figure 13. Pulse Sample Mode.
Sample Timing Considerations. When SAMPCON $=0$, all inputs are high impedance. When SAMPCON =1, the selected Ax input can be modeled as an RC low-pass filter during the sampling period as shown in Figure 14. An input resistance $R_{1} \sim 1.8 \mathrm{~K} \Omega, \mathrm{C}_{1} \sim 25 \mathrm{pF}$. The capacitor voltage $\mathrm{V}_{\mathrm{C}}$ must be charged to within one half of $\mathrm{V}_{\text {LSB }}$ of the source voltage $\mathrm{V}_{\mathrm{S}}$ for an accurate N -bit conversion. The following equation can be used to calculate the minimum sampling time:

$$
t_{\text {sample }} \geq\left(R_{S}+R_{I}\right) \cdot C_{I} \cdot \ln \left(2^{N+1}\right)+800 \mathrm{~ns}
$$



Figure 14. Analog input equivalent circuit.
Conversion Memory. Conversions are specified and the results are stored as follows. There are 16 ADC12MEMx conversion memory registers to store conversion results. Each ADC12MEMx is configured with an associated ADC12MCTLx control register. The SREFx bits in the control register define the voltage reference and the INCHx bits select the input channel. The EOS bit defines the end of sequence when a sequential conversion mode is used. A sequence rolls over from ADC12MEM15 to ADC12MEM0 when the EOS bit in ADC12MCTL15 is not set. The CSTARTADDx
bits define the first ADC12MCTLx used for any conversion. If the conversion mode is singlechannel or repeat-single-channel the CSTARTADDx points to the single ADC12MCTLx to be used.

If the conversion mode selected is either sequence-of-channels or repeat-sequence-of-channels, CSTARTADDx points to the first ADC12MCTLx location to be used in a sequence. A pointer, not visible to software, is incremented automatically to the next ADC12MCTLX in a sequence when each conversion completes. The sequence continues until an EOS bit in ADC12MCTLx is processed - this is the last control byte processed. When conversion results are written to a selected ADC12MEMx, the corresponding flag in the ADC12IFGx register is set.

Modes of operation. The ADC12_A has 4 conversion modes specified by the CONSEQx control bits as shown in Table 1. Consult the corresponding user guide for more information on individual modes of operation.

Table 1. Conversion Modes.

| CONSEQx | Mode | Operation | Description |
| :---: | :---: | :---: | :---: |
| $00$ | Single channel single-conversion | A single channel is converted once | A single channel is sampled and converted once. <br> a. The ADC result is written to the ADC12MEMx defined by the CSTARTADDx bits. <br> b. When ADC12SC triggers a conversion, successive conversions can be triggered by the ADC12SC bit. <br> c. When any other trigger source is used, ENC must be toggled between each conversion. |
| 01 | Sequence-ofchannels | A sequence of channels is converted once | A sequence of channels is sampled and converted once. <br> a.-c. (from above) <br> d. The sequence stops after the measurement of the channel with a set EOS bit. |
| 10 | Repeat singlechannel | A single channels is converted repeatedly | A single channel is sampled and converted continuously. The ADC results are written to the ADC12MEMx defined by the CSTARTADDx bits. It is |


|  |  |  | necessary to read the result <br> after the completed <br> conversion because only one <br> ADC12MEMx memory is used <br> and is overwritten by the next <br> conversion. |
| :--- | :--- | :--- | :--- |
| 11 | Repeat sequence <br> of channels | A sequence of <br> channels is converted <br> repeatedly | A sequence of channels is <br> sampled and converted <br> repeatedly. The ADC results are <br> written to the conversion <br> memories starting with the <br> ADC12MEMx defined by the <br> CSTARTADDx bits. The <br> sequence ends after the <br> measurement of the channel <br> witha set EOS bit and the next <br> trigger signal re-starts the <br> sequence. |

### 5.2 ADC12_A Control Registers

The ADC12_A peripheral is a 16-bit peripheral device with three control registers ADC12CTLO (Figure 15), ADC12CTL1 (Figure 16), and ADC12CTL2 (Figure 17), 16 data registers ADC12MEMOADC12MEM15 (Figure 18), and 16 channel control registers ADC12MCTLO - ADC12MCTL15 (Figure 19). In addition, it has ADC12IE (Figure 20), ADC12IFG (Figure 21), and ADC12IVT (Figure 22) registers.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC12SHT1x |  |  |  | ADC12SHTOx |  |  |  |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | nw-(0) | rw-(0) | rw-(0) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADC12MSC | ADC12REF2_5V | ADC12REFON | ADC120N | ADC12OVIE | ADC12TOVIE | ADC12ENC | ADC12SC |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |


| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15-12 | ADC12SHT1x | RW | Oh | ADC12_A sample-and-hold time. These bits define the number of ADC12CLK cycles in the sampling period for registers ADC12MEM8 to ADC12MEM15. |
| 11-8 | ADC12SHT0x | RW | Oh | ADC12_A sample-and-hold time. These bits define the number of ADC12CLK cycles in the sampling period for registers ADC12MEM0 to ADC12MEM7. <br> 0000b $=4$ ADC12CLK cycles <br> 0001b $=8$ ADC12CLK cycles <br> $0010 b=16$ ADC12CLK cycles <br> 0011b $=32$ ADC12CLK cycles <br> 0100b $=64$ ADC12CLK cycles <br> 0101b $=96$ ADC12CLK cycles <br> 0110b $=128$ ADC12CLK cycles <br> 0111b $=192$ ADC12CLK cycles <br> 1000b $=256$ ADC12CLK cycles <br> 1001b $=384$ ADC12CLK cycles <br> $1010 b=512$ ADC12CLK cycles <br> 1011b $=768$ ADC12CLK cycles <br> $1100 b=1024$ ADC12CLK cycles <br> $1101 b=1024$ ADC12CLK cycles <br> $1110 b=1024$ ADC12CLK cycles <br> $1111 b=1024$ ADC12CLK cycles |
| 7 | ADC12MSC | RW | Oh | ADC12_A multiple sample and conversion. Valid only for sequence or repeated modes. <br> $\mathrm{Ob}=$ The sampling timer requires a rising edge of the SHI signal to trigger each sample-and-convert. <br> $1 b=$ The first rising edge of the SHI signal triggers the sampling timer, but further sample-and-conversions are performed automatically as soon as the prior conversion is completed. |
| 6 | ADC12REF2_5V | RW | Oh | ADC12_A reference generator voltage. ADC12REFON must also be set. In devices with the REF module, this bit is only valid if the REFMSTR bit of the REF module is set to 0 . In the F54xx devices (non-A), the REF module is not available. $\begin{aligned} & 0 \mathrm{~b}=1.5 \mathrm{~V} \\ & \mathrm{~b}=2.5 \mathrm{~V} \end{aligned}$ |
| 5 | ADC12REFON | RW | Oh | ADC12_A reference generator on. In devices with the REF module, this bit is only valid if the REFMSTR bit of the REF module is set to 0 . In the F54xx devices (non-A), the REF module is not available. <br> Ob = Reference off <br> 1b $=$ Reference on |
| 4 | ADC12ON | RW | Oh | $\begin{aligned} & \text { ADC12_A on } \\ & 0 b=A D C 12 \_A \text { off } \\ & 1 b=A D C 12 \_A \text { on } \end{aligned}$ |


| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| 3 | ADC12OVIE | RW | Oh | ADC12MEMx overflow-interrupt enable. The GIE bit must also be set to enable <br> the interrupt. <br> Ob = Overflow interrupt disabled <br> 1b $=$ Overflow interrupt enabled |
| 2 | ADC12TOVIE | RW | Oh | ADC12_A conversion-time-overflow interrupt enable. The GIE bit must also be <br> set to enable the interrupt. <br> Ob = Conversion time overflow interrupt disabled <br> $1 b=$ Conversion time overflow interrupt enabled |
| 1 | ADC12ENC | RW | Oh | ADC12_A enable conversion <br> Ob = ADC12_A disabled <br> 1b = ADC12_A enabled |
| 0 | ADC12SC | RW | Oh | ADC12_A start conversion. Software-controlled sample-and-conversion start. <br> ADC12SC and ADC12ENC may be set together with one instruction. ADC12SC <br> is reset automatically. <br> Ob = No sample-and-conversion-start <br> 1b = Start sample-and-conversion |

Figure 15. Control Register ADC12CTLO.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC12CSTARTADDx |  |  |  | ADC12SHSx |  | ADC12SHP | ADC12ISSH |
| rw-(0) | rw-(0) | rw-(0) | nw-(0) | rw-(0) | rw-(0) | rw-(0) | nw-(0) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADC12DIVx |  |  | ADC12SSELX |  | ADC12CONSEQx |  | ADC12BUSY |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | r-(0) |


| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15-12 | ADC12CSTARTADDx | RW | Oh | ADC12_A conversion start address. These bits select which ADC12_A conversion-memory register is used for a single conversion or for the first conversion in a sequence. The value of CSTARTADDx is 0 to 0 Fh , corresponding to ADC12MEM0 to ADC12MEM15. |
| 11-10 | ADC12SHSx | RW | Oh | ADC12_A sample-and-hold source select <br> 00b = ADC12SC bit <br> $01 b=$ Timer source (see device-specific data sheet for exact timer and locations) <br> 10b = Timer source (see device-specific data sheet for exact timer and locations) <br> $11 \mathrm{~b}=$ Timer source (see device-specific data sheet for exact timer and locations) |
| 9 | ADC12SHP | RW | Oh | ADC12_A sample-and-hold pulse-mode select. This bit selects the source of the sampling signal (SAMPCON) to be either the output of the sampling timer or the sample-input signal directly. <br> $\mathrm{Ob}=$ SAMPCON signal is sourced from the sample-input signal. <br> $1 b=$ SAMPCON signal is sourced from the sampling timer. |
| 8 | ADC12ISSH | RW | Oh | ADC12_A invert signal sample-and-hold $\mathrm{Ob}=$ The sample-input signal is not inverted. <br> $1 \mathrm{~b}=$ The sample-input signal is inverted. |
| 7-5 | ADC12DIVx | RW | Oh | ADC12_A clock divider 000b $=$ Divide by 1 001b $=$ Divide by 2 010b $=$ Divide by 3 011b $=$ Divide by 4 100b $=$ Divide by 5 $101 \mathrm{~b}=$ Divide by 6 $110 \mathrm{~b}=$ Divide by 7 111 b $=$ Divide by 8 |
| 4-3 | ADC12SSELX | RW | Oh | ADC12_A clock source select 00b = ADC12OSC (MODCLK) 01b = ACLK <br> $10 b=$ MCLK <br> 11b = SMCLK |
| 2-1 | ADC12CONSEQx | RW | Oh | ADC12_A conversion sequence mode select <br> $00 \mathrm{~b}=$ Single-channel, single-conversion <br> 01b = Sequence-of-channels <br> 10b = Repeat-single-channel <br> 11b $=$ Repeat-sequence-of-channels |
| 0 | ADC12BUSY | R | Oh | ADC12_A busy. This bit indicates an active sample or conversion operation. <br> $\mathrm{Ob}=$ No operation is active. <br> $1 \mathrm{~b}=\mathrm{A}$ sequence, sample, or conversion is active. |

Figure 16. Control Register ADC12CTL1.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved |  |  |  |  |  |  | ADC12PDIV |
| r-0 | r-0 | r-0 | r-0 | r-0 | r-0 | r-0 | rw-0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADC12TCOFF | Reserved | ADC12RES |  | ADC12DF | ADC12SR | ADC12REFOUT | ADC12REFBURST |
| rw-(0) | r-0 | rw-(1) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |

Can be modified only when $\mathrm{ADC12ENC}=0$

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $15-9$ | Reserved | R | Oh | Reserved. Always reads as 0. |, | ADC12PDIV |
| :--- |
| 8 |
| 7 |

Figure 17. Control Register ADC12CTL2.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Conversion Results |  |  |  |  |  |  |  |
| rw | rw | rw | rw | rw | rw | rw | rw |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Conversion Results |  |  |  |  |  |  |  |
| rw | rw | rw | rw | rw | rw | rw | rw |


| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $15-0$ | Conversion Results | RW | undefined | Binary unsigned format: This data format is used if ADC12DF = 0. The 12-bit <br> conversion results are right justified. Bit 11 is the MSB. Bits 15-12 are 0 in 12- <br> bit mode, bits 15-10 are 0 in 10-bit mode, and bits 15-8 are 0 in 8-bit mode. <br> Writing to the conversion memory registers corrupts the results. |
| Twos-complement format: This data format is used if ADC12DF = 1. The 12-bit |  |  |  |  |
| conversion results are left justified, twos-complement format. Bit 15 is the MSB. |  |  |  |  |
| Bits 3-0 are 0 in 12-bit mode, bits 5-0 are 0 in 10-bit mode, and bits 7-0 are 0 |  |  |  |  |
| in 8-bit mode. The data is stored in the right-justified format and is converted to |  |  |  |  |
| the left-justified twos-complement format during read back. |  |  |  |  |

Figure 18. Data Register ADC12MEMx.

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC12EOS |  | ADC12SREFx |  | 3 |  |  |
| rw | rw | rw | rw | ADC12INCHx | rw |  |

Can be modified only when ADC12ENC $=0$
$\left.\begin{array}{|l|l|l|l|l|}\hline \text { Bit } & \text { Field } & \text { Type } & \text { Reset } & \text { Description } \\ \hline 7 & \text { ADC12EOS } & \text { RW } & \text { Oh } & \begin{array}{l}\text { End of sequence. Indicates the last conversion in a sequence. } \\ \text { Ob }=\text { Not end of sequence } \\ 1 b\end{array} \\ & & & & \text { End of sequence }\end{array}\right]$

Figure 19. Control Register ADC12MCTLx.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC12IE15 | ADC12IE14 | ADC12IE13 | ADC12IE12 | ADC12IE11 | ADC12IE10 | ADC12IE9 | ADC12IE8 |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADC12IE7 | ADC12IE6 | ADC12IE5 | ADC12IE4 | ADC12IE3 | ADC12IE2 | ADC12IE1 | ADC12IE0 |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |

Figure 20. ADC12IE Register (ADC12IEx = 0 - interrupt is disabled, 1 - interrupt is enabled when ADC12IFGx is set).

| 15 | 14 | 13 | 12 | 11 | 10 | 9 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC12IFG15 | ADC12IFG14 | ADC12IFG13 | ADC12IFG12 | ADC12IFG11 | ADC12IFG10 | ADC12IFG9 | ADC12IFG8 |
| $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADC12IFG7 | ADC12IFG6 | ADC12IFG5 | ADC12IFG4 | ADC12IFG3 | ADC12IFG2 | ADC12IFG1 | ADC12IFG0 |
| $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ | $r w-(0)$ |

Figure 21. ADC12IFG Register. ADC12IFGx bit is set when ADC12MEMx is loaded with a conversion result. This bit is reset if the ADC12MEMx is accessed, or it may be reset with software ( 0 - no interrupt is pending, 1 - interrupt is pending).

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC12IVx |  |  |  |  |  |  |  |
| r0 | r0 | r0 | r0 | ro | r0 | ro | r0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADC12IVx |  |  |  |  |  |  |  |
| r0 | rO | r-(0) | r-(0) | r -(0) | r -(0) | r-(0) | r0 |


| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 15-0 | ADC12IVx | R | Oh | $\begin{aligned} & \text { ADC12_A interrupt vector value } \\ & \text { 00h = No interrupt pending } \\ & \text { 02h = Interrupt Source: ADC12MEMx overflow; Interrupt Flag: -; Interrupt } \\ & \text { Priority: Highest } \\ & \text { 04h = Interrupt Source: Conversion time overflow; Interrupt Flag: - } \\ & \text { 06h = Interrupt Source: ADC12MEM0 interrupt flag; Interrupt Flag: ADC12IFG0 } \\ & \text { 08h = Interrupt Source: ADC12MEM1 interrupt flag; Interrupt Flag: ADC12IFG1 } \\ & \text { 0Ah = Interrupt Source: ADC12MEM2 interrupt flag; Interrupt Flag: ADC12IFG2 } \\ & \text { 0Ch = Interrupt Source: ADC12MEM3 interrupt flag; Interrupt Flag: ADC12IFG3 } \\ & \text { 0Eh = Interrupt Source: ADC12MEM4 interrupt flag; Interrupt Flag: ADC12IFG4 } \\ & \text { 10h = Interrupt Source: ADC12MEM5 interrupt flag; Interrupt Flag: ADC12IFG5 } \\ & \text { 12h = Interrupt Source: ADC12MEM6 interrupt flag; Interrupt Flag: ADC12IFG6 } \\ & \text { 14h = Interrupt Source: ADC12MEM7 interrupt flag; Interrupt Flag: ADC12IFG7 } \\ & \text { 16h = Interrupt Source: ADC12MEM8 interrupt flag; Interrupt Flag: ADC12IFG8 } \\ & \text { 18h = Interrupt Source: ADC12MEM9 interrupt flag; Interrupt Flag: ADC12IFG9 } \\ & \text { 1Ah = Interrupt Source: ADC12MEM10 interrupt flag; Interrupt Flag: } \\ & \text { ADC12IFG10 } \\ & \text { 1Ch = Interrupt Source: ADC12MEM11 interrupt flag; Interrupt Flag: } \\ & \text { ADC12IFG11 } \\ & \text { 1Eh = Interrupt Source: ADC12MEM12 interrupt flag; Interrupt Flag: } \\ & \text { ADC12IFG12 } \\ & \text { 20h = Interrupt Source: ADC12MEM13 interrupt flag; Interrupt Flag: } \\ & \text { ADC12IFG13 } \\ & \text { 22h = Interrupt Source: ADC12MEM14 interrupt flag; Interrupt Flag: } \\ & \text { ADC12IFG14 } \\ & \text { 24h = Interrupt Source: ADC12MEM15 interrupt flag; Interrupt Flag: } \\ & \text { ADC12IFG15; Interrupt Priority: Lowest } \end{aligned}$ |

Figure 22. ADC12IVT Register. ADC12_A has 18 different interrupt sources.

## 6 Code Example

Code 1 shows a C program that measures temperature of the MSP430F5529 chip and reports it via serial asynchronous communication interface. The MSP430F5529 chip has an on-chip temperature sensor. Its transfer function is shown in Figure 23. The voltage from the temperature sensor connected to the input channel 10 (INCHx=1010). The temperature sensor is calibrated using the internal voltage references. Each reference voltage ( $1.5 \mathrm{~V} / 2.5 \mathrm{~V} / 2.5 \mathrm{~V}$ ) contains a measured value for two temperatures $30^{\circ} \mathrm{C} \pm 3{ }^{\circ} \mathrm{C}$ and $85^{\circ} \mathrm{C} \pm 3^{\circ} \mathrm{C}$ and these are available in the TLV structure (device descriptor table residing in the flash memory containing calibration data provided by the manufacturer). The characteristic equation of the temperature sensors voltage in mV is as follows:

$$
V_{S E N S E}=T C_{\text {SENSOR }} \cdot T e m p+V_{S E N S O R}
$$

where $T C_{S E N S O R}$ represents the temperature coefficient in $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ and $V_{S E N S O R}$ represents the y intercept of the equation. Thus, the temperature in ${ }^{\circ} \mathrm{C}$ can be computed as follows:

$$
T e m p=\left(A D C(r a w)-C A L_{-} A D C_{-} 30\right) \cdot \frac{85-30}{C A L_{-} A D C_{-} 85-C A L_{-} A D C_{-} 35}+30
$$



Figure 23. Typical Temperature Sensor Transfer Function.

20

```
/*---------------------------------------------------------------------------------
    * File: Lab10_D1.c (CPE 325 Lab10 Demo code)
    * Function: Measuring the temperature (MPS430F5529)
    * Description: This C program samples the on-chip temperature sensor and
        converts the sampled voltage from the sensor to temperature in
        degrees Celsius and Fahrenheit. The converted temperature is
        sent to HyperTerminal over the UART by using serial UART.
    * Clocks: ACLK = LFXT1 = 32768Hz, MCLK = SMCLK = DCO = default ( ~1MHz)
    * An external watch crystal between XIN & XOUT is required for ACLK
    * Instructions:Set the following parameters in HyperTerminal
    * Port : COM1
        Baud rate : }11520
        Data bits: 8
        Parity: None
        Stop bits: 1
        Flow Control: None
                                MSP430F5529
            ||\|----------------
```



```
void sendMessage(char* msg, int len) {
    int i;
    for(i = 0; i < len; i++) {
        UART_putCharacter(msg[i]);
    }
    UART_putCharacter('\n'); // Newline
    UART_putCharacter('\r'); // Carriage return
}
void ADC_setup(void) {
    REFCTL0 &= ~REFMSTR; // Reset REFMSTR to hand over control
to
                            // ADC12_A ref control registers
    ADC12CTL0 = ADC12SHT0_8 + ADC12REFON + ADC12ON;
                            // Internal ref = 1.5V
    ADC12CTL1 = ADC12SHP; // enable sample timer
    ADC12MCTL0 = ADC12SREF_1 + ADC12INCH_10; // ADC i/p ch A10 = temp sense i/p
    ADC12IE = 0x001; // ADC_IFG upon conv result-ADCMEMO
    __delay_cycles(100); // delay to allow Ref to settle
    ADC12CTL0 |= ADC12ENC;
}
void main(void) {
    WDTCTL = WDTPW | WDTHOLD; // Stop watchdog timer
    UART_setup(); // Setup USCI_A0 module in UART mode
    ADC_setup(); // Setup ADC12
    rx_flag = 0; // RX default state "empty"
    _EINT(); // Enable global interrupts
    while(1) {
        sendMessage(gm1, sizeof(gm1));// Send a greetings message
        while(!(rx_flag&0x01)); // Wait for input
        rx_flag = 0; // Clear rx_flag
        sendMessage(&ch, 1); // Send recēived char
        // Character input validation
        if ((ch == 'y') || (ch == 'Y')) {
            ADC12CTL0 &= ~ADC12SC;
            ADC12CTL0 |= ADC12SC; // Sampling and conversion start
            _BIS_SR(CPUOFF + GIE); // LPM0 with interrupts enabled
            //in the following equation,
            // ..temp is digital value read
            //..we are using double intercept equation to compute the
            //.. .. temperature given by temp value
            //.. .. using observations at 85 C and 30 C as reference
            IntDegC = (float)(((long)temp - CALADC12_15V_30C)* (85 - 30)) /
                        (CALADC12_15V_85C - CALADC12_15V_30C-) + 30.0f;
            IntDegF = IntDegC*(9/5.0) + 32.0;
```

```
        // Printing the temperature on HyperTerminal/Putty
        sprintf(NewTem, "T(F)=%ld\tT(C)=%ld\n", IntDegF, IntDegC);
        sendMessage(NewTem, sizeof(NewTem));
        }
        else if ((ch == 'n') || (ch == 'N')) {
            sendMessage(gm2, sizeof(gm2));
            break; // Get out
        }
        else {
            sendMessage(gm3, sizeof(gm3));
        }
    } // End of while
    while(1); // Stay here forever
}
#pragma vector = USCI_A0_VECTOR
__interrupt void USCIA}0\mathrm{ \XX_ISR (void) {
    ch = UCAORXBUF; // Copy the received char
        rx_flag = 0x01; // Signal to main<
        LPM0_EXIT;
}
#pragma vector = ADC12_VECTOR
__interrupt void ADC12ISSR (void) {
        temp = ADC12MEM0; // Move results, IFG is cleared
            _BIC_SR_IRQ(CPUOFF); // Clear CPUOFF bit from 0(SR)
}
```

Code 1. Program measuring MSP430 chip temperature using on-chip temperature sensor. Try rubbing the chip package by your pointer finger and observe what happens.

## 7 Exercises

